

1 Product overview

DP3269 is a PWM constant current sink LED chip for LED display with low turning point, integrated high-precision current generation circuit technology, to achieve chip-to-chip current error less than 2.0%, and with variety exclusive technology to improve the LED display effect, bring more development in LED display field.

2 Characteristic

• Voltage range: 2.6V ~ 5.5V

Working temperature: -40°C ~ 85°C

Scans : 1 ~ 64 scans, Adjustable

16 channels output constant current

constant current output range

- $0.5\text{mA} \sim 18\text{mA}$ ($V_{out} = 0.3V$)

- $0.5 \text{mA} \sim 36 \text{mA}$ ($V_{out} = 0.6 \text{V}$)

Current error between channels

Typical value: ±1.0% Maximum value: ±2.0%

Current error between Chips

Typical value: ±0.2% Maximum value: ±2.0%

High gray independent display / High display refresh rate

- Optimizing display effect
 - Improve low gray uniformity


- Improve the first line with dim condition
- Improve ghost
- Improve coupling when white block and black block overlay the low gray
- Improve coupling between modules
- Integrated PLL to be GCLK and to be compared with external GCLK, Frequency range is wider, and EMI is lower.

Package type: QSOP24/QFN24

More higher ESD class

3 Application field

- High refresh rate full-Color display
- Supply high density and small space LED display module



DP3269S Typical application



目录

1 Product overview	1
2 Characteristic	1
3 Application field	1
4 Product Description	5
5 Circuit Schematic Diagram	6
5.1 OUT/PUT equivalent circuit	6
5.2 Internal Circuit Block Diagram	7
6 Parameter List	8
6.2 Electrical Characteristics (Unless otherwise specified, VDD=3.5V~5V, Ta=25°C)	9
6.3 Dynamic Characteristics (Unless otherwise specified,VDD=3.5V~5V, Ta=25°C)	11
7 Time series waveform diagram	11
8 Test Circuit Diagram	12
8.1 TEST Circuit Diagram 1	12
8 2 TEST Circuit Diagram 2	12
8.3 TEST Circuit Diagram 3	13
8.4 TEST Circuit Diagram 4	13
8.5 TEST Circuit Diagram 5	14
8.6 TEST Circuit Diagram 6	14
8.7 TEST Circuit Diagram 7	15
9 Typical Characteristic Diagram	16
9.1 Constant Current Source Accuracy Test Chart	16
9.1.1 Inter-chip Current Error	16
9.1.2 Inter- channel Current Error	16
9.2 Constant Current Source Inflection Point	17
This is the relation curve between I_OUT and V_OUT when VDD=5V and low Turning point	17
This is the relation curve between I_OUT and V_OUT when VDD=5V and Non- low Turning point	17

2024/2/26 DP3269S_REV2.0_CN





9.3 Adjust Output Current by An External Resistance	18
10 Typical Display Effect Sample Image	19
10.1 Display Effect	19
10.1.1 Remove Open Circuit Bad Spot Crosses	19
10.1.2 Remove Ghost and Coupling brightening Effects	20
10.1.3 High and Low Gray Interference and Coupling Display Bad Effect Optimization	21
11.1 Register Instruction	22
11.2 Data Instructions	22
11.3 Write register	22
11.4 Register signal Sending Way	23
11.5 ROW Signal Sending Way	23
(Due to the frequency division of the output DCLK, the width of OE needs to be doubled on the basis	of a
single edge)	23
11.6 Double edge mode	23
11.7 PWM Display Mode	
11.7.1 Universal frame mode	23
11.7.2 High-gray data independent refresh synchronous mode	24
11.7.3 High-gray data Independently Refreshes Asynchronous Mode Mode	24
11.8 Register	24
2 Encapsulation Cooling Power (PD)	26
3 Load Terminal Voltage(VLED)	27
4 Encapsulation Information	
IF Official Apparament	20




Revise history


Version NO.	Revision date	Reviser	Revise Content
V1.0	2023.03	Guan YiCheng	Original Version
V2.0	2024.02	Wang Mei	Update document structure Add new contents: 1. Revision Description 2. Test circuit diagram 3. Time series waveform diagram 4. Typical characteristic 5. Display effect 6. Instruction and register 7. Encapsulation Cooling Power (PD) 8. Load port Voltage
	, lelopei	Microele	



4 Product Description

pin definition





QSOP24

Pin Description

QSOP24 PIN Number	QFN24 PIN Number	PIN Name	PIN Description
1	22	GND	Power Ground
2	23	SDI	Serial data input
3	24	CLK	Clock input terminal for data shift and command information
4	1	LE	Data transfer command input
5 ~ 20	2~9 11~18	OUT0 ~ OUT15	Constant current output
21	20	ROW	Scan Line change signal
22	19	SDO	Serial data output
23	21	REXT	Constant-current value setting .Connection to an external resistor to GND
24	10	VDD	Power-supply voltage

ORDERING INFORMATION

Product Name	Package type	Package mode	number/reel	humidity sensitivity
				class
DD22505	QSOP24	Tape	4000	1461 2
DP3269S	QFN24	Tape	5000	MSL=3

2024/2/26 DP3269S_REV2.0_CN www.depuw.com

5



Product marking






DP3269S is the product name. XXXXXX Represents the product batch number.




5 Circuit Schematic Diagram

5.1 OUT/PUT equivalent circuit





5.2 Internal Circuit Block Diagram



Internal circuit diagram



6 Parameter List

6.1 Maximum Limit Parameter

Project	Symbol	Rated Value	Unit
Supply Voltage	V _{DD}	0 ~ 6	V
Output Current	Io	36	mA
Input Voltage	V _{IN}	-0.4 ~ V _{DD} +0.4	V
Output withstand voltage	V _{OUT}	11	V
clock frequency	F _{CLK}	25	MHz
Operating Temperature	T _{opr}	-40 ~ 85	°C
Storage Temperature	T_{stg}	-55 ~ 150	°C

- All voltage values are based on the chip grounding terminal (GND) as a reference point, and the test temperature for the maximum limit parameter is 25°C.
- If the actual working conditions exceed the specified value may cause permanent damage to the components; If the actual operating conditions are slightly below the maximum and work for a long time, the reliability of the component may be reduced. The above values are only partially specified, and this product does not support functional operation under other conditions outside the specifications.
- The maximum peak welding temperature of surface paste products shall not exceed 260°C. The temperature curve shall be set by the factory according to J-STD-020 standard, the actual situation of the factory and the solder paste manufacturer's suggestion.



6.2 Electrical Characteristics (Unless otherwise specified,VDD=3.5V~5V, Ta=25°C)

Project	Symbol	Test Circuit	Test Co	ndition	Mini Value	Typica I Value	Max Value	Unit
	VR_TT			R _{EXT} =1K 0%,T _a =25°C	0.948	0.985	1.129	V
DEVE II	VR_LT		V _{DD} =5V	T _a =-40°C	-	0.973	0-	V
REXT voltage characteristics	VR_HT	1	R _{EXT} =1K IGAIN=100%	T _a =85°C	-	0.994		V
	VR_LV		T _a =25°C	V _{DD} =5.5V	-	0.988	-	V
	VR_HV		R _{EXT} =1K IGAIN=100%	V _{DD} =3.5V	-	0.981	1	V
	V _{OUT1}		$V_{DD}=5.0V$	IOUT=18mA	G	310	ı	mV
	V _{OUT2}		R _{EXT} =1k inflection	IOUT=9mA	-	240	-	mV
	V _{OUT3}	4	point grade0	IOUT=4.5mA	-	210	-	mV
	V _{OUT4}		V _{DD} =5.0V	IOUT=18mA	-	330	-	mV
	V _{OUT5}		R _{EXT} =1k	IOUT=9mA	-	310	-	mV
	V _{OUT6}		inflection point grade1	IOUT=4.5mA	-	240	-	mV
	V _{OUT7}		$V_{DD} = 5.0 V$	IOUT=18mA	-	360	-	mV
Constant current output inflection	V _{OUT8}	2	R _{EXT} =1k inflection	IOUT=9mA	-	320	-	mV
point	V _{OUT9}	Mile	point grade2	IOUT=4.5mA	-	270	-	mV
	V _{OUT10}		$V_{DD}=5.0V$	IOUT=18mA	-	420	-	mV
	V _{OUT11}		R _{EXT} =1k inflection	IOUT=9mA	-	350	-	mV
chelle le la	V _{OUT12}		point grade3	IOUT=4.5mA	-	300s	-	mV
a College	V _{OUT13}		V _{DD} =5.0V	IOUT=18mA	-	560	-	mV
Oc	V _{OUT14}		R _{EXT} =1k inflection	IOUT=9mA	-	440	-	mV
	V _{OUT15}		point grade4	IOUT=4.5mA	-	380	-	mV
	IOUT		inflection po	oint grade0	0.5	-	18	mA
Constant current source output range	IOUT1	2	inflection po	oint grade1	0.5	-	21	mA
source output range	IOUT2		inflection po	oint grade2	0.5	-	25	mA

2024/2/26 DP3269S_REV2.0_CN






		IOUT3		inflection point grade3	0.5	-	30	mA
		IOUT4		inflection point grade4		-	36	mA
Inter-chip current	•	DCHIP	2	VDS=0.6V	_	±0.2	± 2.0	%
Output curr between c		DCHL	2	VDS=0.6V	_	± 1.0	±2.0	%
Constant error/VDS		%/Δ VDS	2	VDS=0.3~3.0V	_	_ •	± 1.0	%/V
Constant error /VDD		%/Δ VDD	2	VDD=3.5V~5.0V	_		± 1.0	%/V
output volta	ige at ON	V _{O(ON)}	2	OUT0~OUT15	0.3		V_{DD}	V
SDO drive	High Level	ЮН	3	VDD=5V		-22		mA
current	Low Level	IOL	3	VDU=3V	<u>0</u> .	23	_	mA
Output Level	High Level	VOH		IOH=-1mA	4.6	_	_	V
Levei	Low Level	VOL	4	IOL=1mA	_		0.4	V
High level input voltag	9	V _{IH}	F		0.7*V _{DD}	-	V_{DD}	V
Low level input voltage	logistic e	V _{IL}	5	-	GND	-	0.3*V _{DD}	V
Supply curr resista (White scree consum	nce) en power	I _{DD1}	6	R _{EXT} =3K, White Screen IOUT=6mA, Refresh rate 3840	-	5.62	-	mA
·		I _{DD3}		R _{EXT} =3K, Black Screen IOUT=6mA, Capability Priority	-	3.41	-	mA
resistance) (Black screen energy- I _{DD4} 6 saving power		R _{EXT} =3K, Black Screen IOUT=6mA, Low power consumption priority	-	1.2	-	mA		
consump		I _{DD5}		R _{EXT} =3K, Black Screen IOUT=6mA, lowest power consumption	-	0.41	-	mA



6.3 Dynamic Characteristics (Unless otherwise specified, VDD=3.5V~5V, Ta=25°C)

Project	Symbol	Test Circuit	Test Condition	Mini Value	Typical Value	Max Value	Unit
CLK-SDO delay	TPHL		VDD=5V, FDCLK=12.5MHz	-	50	-	ns
CLK-SDO delay	TPLH	7	VDD=5V, FDCLK=12.5MHz	-	50	3	ns
Constant Current Output Rise Time	tOR		IOUT=10mA, ΔVOUT=3V	-	45	-	ns
Constant current output drop time	tOF		IOUT=10mA, ΔVOUT=3V	-\$1	35	-	ns

7 Time series waveform diagram






8 Test Circuit Diagram

8.1 TEST Circuit Diagram 1


• External resistance and voltage



Test circuit 1 schematic diagram

8.2 TEST Circuit Diagram 2

• Constant current output inflection point voltage & corresponding inflection point current (under open circuit detection)




Test circuit 2 schematic diagram

2024/2/26 DP3269S REV2.0 CN



8.3 TEST Circuit Diagram 3


• IOH, IOL



Test circuit 3 schematic diagram

8.4 TEST Circuit Diagram 4

VOH, VOL




Test circuit 4 schematic diagram



8.5 TEST Circuit Diagram 5


• VIH, VIL



Test circuit 5 schematic diagram

8.6 TEST Circuit Diagram 6

Power & current




Test circuit 6 schematic diagram



8.7 TEST Circuit Diagram 7

Dynamic Characteristic



Test circuit 7 schematic diagram




9 Typical Characteristic Diagram

9.1 Constant Current Source Accuracy Test Chart

9.1.1 Inter-chip Current Error

Inter-channel current error= Average channel current — average of all chip channels

Average of all chip channels



9.1.2 Inter- channel Current Error

Current error between channels = $\frac{Imax - Imin}{Imax + Imin}$



2024/2/26 DP3269S REV2.0 CN www.depuw.com


16




9.2 Constant Current Source Inflection Point

When the DP3269S is applied to the design of LED displays, the current differences between channels and even between chips are minimal. This is due to the DP3269S's excellent constant current output characteristics:

- The maximum on-chip channel current is less than ±2%, and the maximum on-chip current error is less than ±1.5%;
- When the load terminal voltage (V_out) changes, the stability of the output current is not affected, as shown in the figure below:



This is the relation curve between I_OUT and V_OUT when VDD=5V and low Turning point.



This is the relation curve between I OUT and V OUT when VDD=5V and Non- low Turning point.

2024/2/26 DP3269S REV2.0 CN




9.3 Adjust Output Current by An External Resistance

Output current value is calculated by the following formula:

$$IOUT = \frac{\mathit{IGAIN}*18}{\mathit{Rext}} \text{, } 12.5\% \leq IGAIN \leq 200\%$$

The REXT in the formula is the resistance jointing the ground and the chip's 23PIN REXT port. For example, when the current gain IGAIN=100%, REXT=1k Ω , the output current value can be obtained by calculating the formula 18mA.



IGAIN=100%, the relationship between REXT and I out

Denelober



10 Typical Display Effect Sample Image


• The specific display effect will be affected by the conditions of the lamp board and register parameters. The following test results are for reference only.

10.1 Display Effect

10.1.1 Remove Open Circuit Bad Spot Crosses


The following is a comparison of the display effect before and after removing the open circuit bad spot cross, you can see:

• Chip can remove the bad cross well after removing the open bad cross function, optimize the display effect.



Display Effect before Removing open circuit bad spots cross

Deneloben




Display effect after removing the open circuit bad spot cross



10.1.2 Remove Ghost and Coupling brightening Effects

Below is the removal of ghosting and band lighting effect that can be seen:

- Oblique scanning ghost, text ghost and other problems cannot be observed.
- Highlight block with bright, oblique scan superimposed highlight block with bright test results are very good.
- Chip shows good display effect.



White block effect in black display

White block effect in Oblique scanning




10.1.3 High and Low Gray Interference and Coupling Display Bad

Effect Optimization


The following figure is the optimization effect of high-low gray interference and coupling display poor effects can be seen:

- The low gray coupling of the block and the low gray coupling of the white block are not sensed.
- Chip show good display effect.



Black block effect on low gray scale

Denslober



White block effect on low gray scale



11 Instruction and Register

11.1 Register Instruction

Instruction Name	Description	
DATA_LATCH	Latch 16bit data to SRAM	
VSYNC	Enter Double-edge Mode	
WR_CFG	Update Display Data	
PRE_ACT	Write Register	10)

11.2 Data Instructions

Data sending Sequence	Line	channels
1	Line 0	Channel 15 (OUT15)
2		Channel 14 (OUT14)
•••••		
16	5	Channel 0 (OUT0)
17	Line 1	Channel 15 (OUT15)
18	06/	Channel 14 (OUT14)
•••••	~ (O)	
32		Channel 0 (OUT0)
N		••
1009	Line 63	Channel 15 (OUT15)
1010		Channel 14 (OUT14)
1024		Channel 0 (OUT0)

11.3 Write register

Send PRE_ACT first, then run WR_CFG, LE is 5 DCLK width, the first input 8bit is the register address bit, the last input 8bit is the data bit of the corresponding register address.



11.4 Register signal Sending Way

As shown in the figure above, the order of sending instructions and data in each frame:

- 1. Send VSYNC.
- 2. Send PRE ACT.
- 3. Send WR CFG and write the register configuration. Each frame can only write a register value of one address, and 13 frames complete the refresh of all registers (a total of 13 valid register addresses) to save configuration time.
- 4. Send DAT LAT several times to write display data together with SDI.
- 5. The Displayed data send 16 bits, and the low 14bit data t is valid.

11.5 ROW Signal Sending Way

The DP3269S integrated on-chip GCLK generation circuit changes the OE signal of the universal constant current chip to the ROW signal, using ROW the rising edge of the ROW represents the beginning of a row display, where the high level width of the row has two types, namely:

1.W12: The high-level width of the ROW is 12 DCLK width

2.W4: The high-level width of the ROW is 4 DCLK width

(Due to the frequency division of the output DCLK, the width of OE needs to be doubled on the basis of a single edge)

11.6 Double edge mode

Single /Double edge can be selected in the software interface.

✓ Enable DCLK Double Edge Sampling

11.7 PWM Display Mode

DP3269s integrated three PWM display modes:

- 1. Universal frame mode; 2. High-gray data independent refresh synchronous mode;
- 3. High-gray data independently refreshes asynchronous mode;

High-gray data independently refreshes asynchronous mode can improve the taking photo effect, because it can eliminate the black field between frames in the Universal frame mode .

11.7.1 Universal frame mode

Working mode and related configurations as follow:

- 1. Configure REG0X0C [7:6] = 0 and set the PWM display mode to Universal Frame Sync Mode
- 2. The number of DCLK per line is calculated using the Formula
- 3. The configuration shows the number of data sets, REG0X03[6:0] = refresh rate/frame rate -1(if refresh rate is not equal to 3840 or 7680, use Depp's gamma DLL)
- 4. After VSYNC, the first Line (Line 0) of Group 1(Group 0)

2024/2/26 23 www.depuw.com

24



Common Cathode16-Channel PWM Constant Current LED Sink IC

5. Stop displaying data from the current frame until the next VSYNC comes

11.7.2 High-gray data independent refresh synchronous mode

Working mode and related configurations as follow:

- 1.setting High-gray data independent refresh synchronous mode;
- 2. Calculate the DCLK Numbers each line by formula;
- 3. Setting display date groups by Universal frame mode;
- 4.Ceaseless Sending the row signal with Fixed display frequency , the frequency has no relationship with VSYNC signal.

11.7.3 High-gray data Independently Refreshes Asynchronous Mode

Working mode and related configurations as follow:

- 1. Setting High-gray data independently refreshes asynchronous mode
- 2. Calculate the DCLK Numbers each line by formula
- 3.Manual Setting display date group by Universal frame mode, default value of the group number is 64. Chip supply the max value is 64.
- 4.Ceaseless Sending the row signal with Fixed display frequency , the frequency has no relationship with VSYNC signal.
- 5. Send the ROW signal W12 in the Oline of the Ogroup, others send W4.

Description:

The main difference between High-gray data independently refreshes asynchronous mode and synchronous mode

1. High-gray data independent refresh synchronous mode:

The number of display data sets is automatically configured based on the display frame time.

2. High-gray data independently refreshes asynchronous mode:

The number of display data groups can be manually configured

11.8 Register

Register	Register function Name	Register function Description and Default value
0x02		R: 2A G: 2A B: 2A
7:6		Reserved
5:0	LINE_SET<5:0>	Scan Numbers
0x03		R: 3F G: 3F B: 3F
7		Reserved
6:0	GROUP_SET<6:0>	Display Refresh rate
0x04		R: 20 G: 20 B: 20
7		Reserved
6:0	PWM_WIDTH<6:0>	LINE PWM Width
0x05		R: 34 G: 34 B: 34
7:3	DISSHD_TIME_1<3:0>	Elimination moment

2024/2/26 www.depuw.com





2:0	DICCUD TIME 2 2:05	Elimination time	
0x06	DISSHD_TIME_2<3:0>		
	DECOUD DAT (4:0)	R: 42 G: 42 B: 42	
7:3	DECOUP_RAT<4:0>	Coupling Optimization coefficient	
2:0	PLL_DIV<2:0>	Frequency coefficient	
0x07	6	R: 00 G: 00 B: 00	
7:0	Gamma	Gamma adjust	
0x08		R: 7F G: 7F B: 7F	
7:0	IGAIN<7:0>	Current gain	
0x09		R: 60 G: 60 B: 60	
7:4		Reserved	
4:0	DECOUP_1<4:0>	Coupling Optimization 1	
0x0a		R: BE G: BE B: BE	
7:6	DECOUP_ENHANCE<1:0>	Coupling Optimization enhancement level	
5:3		Reserved	
2:1	PIT_OPT<1:0>	Low gray spot Optimization	
0		Reserved	
0x0b		R: 28 G: 30 B: 31	
7:5	CORNER <2:0>	Constant current output Grade of inflection point	
4:0	DISSHD_LEVEL<4:0>	Extinction level	
0x0c		R: 90 G: 90 B: 90	
7:6	SYNC_MODE<1:0>	Display mode	
5:4	LP_MODE<1:0>	energy-saving mode	
3:0		Reserved	
0x0d		R: 08 G: 12 B: 18	
7:5		Reserved	
4:0	DECOUP_LEVEL<4:0>	Coupling optimization level	
0x0e		R: 48 G: 52 B: 58	
7:0		Reserved	
0x0f		R: 00 G: 00 B: 00	
7:0		Reserved	
0x10		R: 00 G: 00 B: 00	
7:0		Reserved	
0x11		R: 00 G: 00 B: 00	
7:0		Reserved	
6:0	0	Reserved	
0x12		R: 00 G: 00 B: 00	
7:0		Reserved	
0x13		R: 00 G: 00 B: 00	
7:0		Reserved	
0x14		R: 00 G: 00 B: 00	
7:0		Reserved	
0x15		R: 00 G: 00 B: 00	

2024/2/26 DP3269S_REV2.0_CN



_		
7:0	Reserved	
0x16	R: 00 G: 00 B: 00	
7:0	Reserved	
0x17	R: 00 G: 00 B: 00	
7:0	Reserved	

12 Encapsulation Cooling Power (PD)

The maximum heat dissipation power of the encapsulation is determined by the formula: $P_{D(\max)} = \frac{(T_j - T_a)}{R_{th(j-a)}}$

When all 16 channels are open, the actual power is:

$$P_{D(act)} = I_{DD} * V_{DD} + I_{OUT} * Duty * V_{DS} * 16$$


To ensure that $P_{D(act)} \le P_{D(max)}$ output maximum current and duty cycle relationship is

$$I_{OUT \text{ (max)}} = \frac{T_{j} - T_{a}}{R_{\text{th}(j-a)}} - (I_{DD} * V_{DD})$$

$$V_{DS} * Duty * 16$$

Therein T_j is the junction temperature (T_j =150°C), T_a is the ambient temperature, V_{DS} is the constant current output port voltage, Duty is the duty cycle, and $R_{th(j-a)}$ is the thermal resistance of the encapsulation.

Package	$R_{th(j-a)}(^{\circ}C/W)$	P _{D(max)} (W)
QSOP24	62	2.01
QFN24	41.8	2.99





2024/2/26 DP3269S REV2.0 CN



13 Load Terminal Voltage(VLED)


In order to optimize the heat dissipation capacity of the package, it is recommended that the best operating range of the output terminal voltage (VDS) is 0.3V to 1.0V(IOUT= 0.5-36mA). If VDS=VLED-VF and VLED=5V, the high output voltage (VDS) may cause PD (act) > PD (max); In this case, it is recommended to use the lowest possible VLED voltage for use, and an external resistor or voltage regulator can also be used as a VDROP. This results in VDS=(VLED-VF)-VDROP, which reduces the input voltage (VDS) value. The application diagram of the external series resistor or voltage regulator can be referred to the following figure.








14 Encapsulation Information




	(mm)	
	(Min)	(Max)
Α	_	1.95
A1	0.05	0.35
A2	1.05	_
b	0.1	0.4
С	0.05	0.254
D	8.2	9.2
E1	3.6	4.2
E	5.6	6.5
е	0.635TYP	
L	0.3	1.5
θ	0°	10°




QSOP24 Plastic Encapsulation Specification Drawing





Top View

Bottom Vlew



Side View

Side View					
	(mm)				
	(Min)	(Max)			
Α	0.700/0.800	0.800/0.900			
A1	0.000	0.050			
A3	0.203REF				
D	3.924	4.076			
E	3.924	4.076			
D1	2.6	2.8			
E1	2.6	2.8			
k	0.20MIN				
b	0.200	0.300			
е	0.500TYP				
L	0.324	0.476			



15 Official Announcement

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc.When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.